

1 5. A communication interface, comprising:
2 an interface;
3 a microcontroller;
4 an emulator device implementing a microcontroller and executing
5 instructions;

6 wherein the microcontroller is coupled to the emulator device via the
7 interface, the microcontroller executing the instructions in lock-step with the
8 emulator device; and

9 wherein the interface comprises:

10 a first time dependent data line;

11 a second bi-directional time dependent data line;

12 a third line for supplying an internal clock signal from the
13 microcontroller; and

14 a system clock line.

15
16 6. The communication interface according to claim 5, wherein the emulator
17 device comprises a field programmable gate array (FPGA).

18
19 7. The communication interface according to claim 5, wherein the first time
20 dependent data line is used to convey information regarding pending interrupts.

21
22 8. The communication interface according to claim 5, wherein the second bi-
23 directional time dependent data line carries break signals.

24
25 9. The communication interface according to claim 5, wherein the interface
26 lines are carried over a Category five cable.

1 10. The communication interface according to claim 5, wherein register
2 read/write commands are conveyed over the first and second data lines when the
3 microcontroller is in a halted mode.

4
5 11. The communication interface according to claim 5, wherein the first and
6 second data lines are used to convey register information from the microcontroller
7 to the emulator device when the microcontroller is in a halted mode.

8
9 12. The communication interface according to claim 5, wherein the first and
10 second data lines are used to communicated I/O read, interrupt vector and
11 watchdog timer information when the microcontroller is running.

12
13 13. The communication interface according to claim 5, wherein commands and
14 data for the microcontroller are communicated over the interface for programming
15 flash memory forming a part of the microcontroller.

16
17 14. The communication interface according to claim 5, wherein the clock
18 frequency of the microcontroller is programmable, and wherein the clock is
19 supplied to the emulator device over the third line of the interface.

20
21 15. The communication interface according to claim 5, wherein the
22 microcontroller transfers I/O data over the interface at a rate adequate to permit the
23 emulator device to process the I/O data before execution of a next instruction and
24 thus keep the microcontroller and the emulation device in synchronization.

25
26 16. The communication interface according to claim 5, wherein the
27 microcontroller uses the interface to return register information when in a halted
28 mode, and to send I/O read, interrupt vector, and watchdog information when not
29 in a halted mode.

1 17. A four wire interface for use in an in-circuit emulation (ICE) system to couple
2 a microcontroller with an emulator device functioning as a virtual microcontroller,
3 comprising:

4 a first interface line carrying a system clock driven by the microcontroller, for
5 driving the communication state machines forming a part of the virtual
6 microcontroller;

7 a second interface line carrying an internal microcontroller CPU clock;

8 a third interface line for use by the microcontroller to send I/O data to the ICE
9 and to notify the ICE of pending interrupts; and

10 a fourth interface line for bi-directional communication that is used by the
11 microcontroller to send I/O data to the ICE, and that is used by the ICE to convey
12 halt requests to the microcontroller.

13
14 18. The apparatus according to claim 17, wherein the system clock runs at a
15 first clock rate, unless the internal microcontroller CPU clock is running at the first
16 clock rate in which case the system clock switches to two times the first clock rate.

17
18 19. The apparatus according to claim 17, wherein the interface lines are carried
19 over a Category five cable.

20
21 20. The apparatus according to claim 17, wherein register read/write commands
22 are conveyed over the third and fourth interface lines when the microcontroller is
23 in a halted mode.

24
25 21. The apparatus according to claim 17, wherein the third and fourth interface
26 lines are used to convey register information from the microcontroller to the
27 emulator device when the microcontroller is in a halted mode.

1 22. The apparatus according to claim 17, wherein the third and fourth interface
2 lines are used to communicated I/O read, interrupt vector and watchdog timer
3 information when the microcontroller is running.
4

5 23. The apparatus according to claim 17, wherein commands and data for the
6 microcontroller are communicated over the third and fourth interface lines for
7 programming flash memory forming a part of the microcontroller.
8

9 24. The apparatus according to claim 17, wherein test and control functions are
10 carried over the third and fourth interface lines to carry out real-time trace functions.
11

12 25. The apparatus according to claim 17, wherein the microcontroller sends I/O
13 data over the interface at a rate adequate to keep the microcontroller and the
14 emulation device in synchronization.
15
16

1 26. A four wire interface for use in an in-circuit emulation (ICE) system to couple
2 a microcontroller with an emulator device based on a field programmable gate
3 array (FPGA) functioning as a virtual microcontroller, comprising:

4 a first interface line carrying a system clock driven by the microcontroller, for
5 driving the communication state machines forming a part of the virtual
6 microcontroller;

7 a second interface line carrying an internal microcontroller CPU clock,
8 wherein the clock frequency of the microcontroller is programmable;

9 wherein the system clock runs at a first clock rate, unless the internal
10 microcontroller CPU clock is running at the first clock rate in which case the system
11 clock switches to two times the first clock rate;

12 a third interface line for use by the microcontroller to send I/O data to the ICE
13 and to notify the ICE of pending interrupts;

14 a fourth interface line used for bi-directional communication that is used by
15 the microcontroller to send I/O data to the ICE, and that is used by the ICE to
16 convey halt requests to the microcontroller;

17 wherein register read/write commands are conveyed over the third and fourth
18 interface lines when the microcontroller is in a halted mode and wherein the third
19 and fourth interface lines are used to communicated I/O read, interrupt vector and
20 watchdog timer information when the microcontroller is running;

21 wherein test and control functions are carried over the third and fourth
22 interface lines to carry out real-time trace functions;

23 wherein the microcontroller sends I/O data over the interface at a rate
24 adequate to keep the microcontroller and the emulation device in synchronization;
25 and

26 wherein the interface lines are carried over a Category five cable.
27
28